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Abstract— This paper presents a low power neural signal
amplifier with tunable cut-off frequencies. The presented compact
amplifier, which is used for sensing various types of neural
signals, reduces the size and the power consumption of the
whole circuit. The distinguishing features of this solution are the
large time constant, linearity, and small achievable area, which
are realized with a configurable series of pseudo resistances.
The proof of concept has been manufactured on TSMC 90 nm
technology.
Index Terms— Brain-computer interface, large time constant,
neuro-amplifier, pseudo-resistor, LFP, fully differential OTA,
common-mode feedback.
I. INTRODUCTION
THE BIOMEDICAL field is one of the most dynamicallydeveloping research area in the analog IC design, spe-
cially the low-power implementations for implantable neural
interfaces. Some of the examination procedure needs a longer-
term recording as it is available with fMRI and better spatial
resolution than using EEG technique [1], [2]. Even though in
our experiment the portability of the measuring instrument is
not an important issue, in principle, it is a relevant question
to ensure the freedom of movement of the test subject.
Our interest concerns mostly the implantable cortical micro
sensor arrays, which causes minimal structural damages in the
analyzed region. From the engineer’s aspect, measuring the
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brain activity could be simplified to an electrical connection
between the brain tissue and the electrode. The implantable
neural recording devices have to achieve strict specifications,
including the power consumption, noise and distortion require-
ments, defined maximal thermal dissipation and specified input
frequency range. The presented architecture is an Operational
Trans-conductance Amplifier (OTA) based capacitive feedback
single input differential output amplifier including pseudo-
resistors chains to achieve programmable large time constant
and significantly reduced distortion.
II. BACKGROUND OF NEURAL RECORDING
A. Neural Signal
A neuron can produce 100 mV internal voltage changes
relative to the extracellular fluid. This voltage can be recorded
directly with patch-clamp electrodes, but the in vivo chronic
recordings using multi-electrode arrays are able to utilize the
smaller extracellular potentials from several micrometers from
the cell [3]. The amplitude of the signal is on the order of
100 μV [4]. The neural action potentials are called “spikes”.
Neurons rarely fire more rapidly than 100 spikes per second,
although rapid bursts of several spikes are possible. Neurons
produce spikes of nearly identical amplitude near to the
soma, but the measured signal depend on the position of the
electrode relative to the cell. Two main classification methods
are prevalent for the high frequency cell activity recording,
the multi-unit activity (MUA) and the single-unit activity
(SUA). The lower frequency (under 500 Hz) oscillations are
known as the local field potentials (LFPs). They arise from the
synchronous synaptic and trans-membrane activity of many
neurons in one region of the brain. The recorded LFP signals
are already filtered, because the extracellular space acts as a
low pass filter. The high frequencies such as that produced
by action potentials are attenuate more with distance. In the
most experiments the electrode arrays scarred the tissue around
microelectrode tips. This scar tissue tends to attenuate spike
signals from nearby neurons, but LFP signals are less affected.
In many applications, it is desirable to separate LFP from
spike signals so they may be analyzed separately. This is
easily accomplished by linear filtering since LFPs occupy
frequencies from approximately 0.1 – 500 Hz, while the
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Fig. 1. Transistor model.
energy of the spikes are concentrated in the 500 Hz – 7 kHz
range.
B. Amplifier Requirements
The realization of large time constants is fundamental for
filters especially in implantable biomedical sensors. The filters
are also required to be tunable. In addition, realizations with
low power dissipation and small size are also critical. Several
approaches with very large time constants have been reported
[5]–[7]. The trivial solution is to employ fixed on-chip physical
resistor and capacitor, which requires large chip area. The
possible alternatives can be categorized into pseudo-resistor
implementations [3], [6], [10], [11], switched-capacitor (SC)
methods [14]–[16] and operational trans-conductance ampli-
fier capacitor (OTA-C) techniques with very small trans-
conductance’s [14]–[16] to allow the on-chip capacitance to
be kept manageably low. The current cancellation and division
generate a continuous current consumption [8]. The switched-
capacitor provides a method for tuning the transfer-function,
but generates large distortion [14].
C. MOS Pseudo-Resistor
This work is based on pseudo-resistors, as they outperform
other solutions in terms of power and area efficiency to reach
large time constant [3]. The pseudo-resistance has small size
and low parasitic capacitance values (in the range of aF),
but it also has some serious non-ideal behavior, which means
large distortion in the LFP range. Due to the small transistor
size the deviation of the resistance will be grater after the
fabrication.
To be able to handle the pseudo element it is necessary to
model the resistance of the MOS transistor (Fig. 1).
A descriptive linear model is based on the source diffusion,
the channel resistance, the accumulation resistance, the com-
ponent resistance, the drift region resistance and the substrate
resistance [6]. For more appropriate result it needs a nonlinear
approximation.
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Fig. 2. Schematic of the pseudo-resistor element.
Fig. 3. Current voltage relation on a pseudo transistor.
Fig. 4. Schematic of the capacitive feedback amplifier.
In the strong inversion (2) and weak inversion (3) region it
is possible to explain the resistance as follows:
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where n is the slope parameter.
The most prevalent utilization of the MOS transistor as a
resistor is the pseudo-resistor. Its advantages are the minimal
size, the simplicity and the large effective resistance [9].
The basic symmetric element contains two transistors that
are connected as a MOS diode and a parasitic source-bulk
diode connected in anti-parallel (Fig. 2). If the voltage across
the device is small enough, then neither diode will conduct
strongly, and the effective resistance becomes very large
(> 10 G).
The current-voltage relationship (Fig. 3) [6], [11] of the
expansive element indicates that the effective resistance of the
element is large for small signals and small for large signals.
Therefore the adaptation is slow for small signals and fast
for large signals.
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Fig. 5. Differential input cascoded OTA.
The nonlinear variation of the resistance in the feedback
loop means the frequency response would not be permanent
during the operation. If the cutoff frequency is altered that
significantly impairs the distortion in the lower frequency
range (under 100 Hz).
Another relevant problem to address with this solution
is the large impact of the technological parameters and
the operational conditions. The biomedical applications have
strict operating requirements in the 30–44 °C temperature
range, which actually reduce the variation, but still leave
large manufacturing uncertainty (which depends on technology
used).
III. BASIC NEURO-AMPLIFIER TOPOLOGY
The amplifier is based on an operational transconductance
amplifier (OTA) topology (Fig. 5) [5], [6], [11]–[13]. A capac-
itive feedback network consisting of C1 and C2 capacitors sets
the mid-band gain of the amplifier. The input is capacitively
coupled through C1, so any dc offset from the electrode-tissue
interface is removed (Fig. 4). C1 should be made much smaller
than the capacitive part of the electrode impedance to minimize
signal attenuation. The R2 elements shown in the feedback
loop set the low-frequency cut-off.
The approximate transfer function is given by
vout+ − vout−
vin
= C1
C2
1 − sC2/Gm
(
1
s R2C2+1
) (
s CL C1GmC2 + 1
) (4)
The midband gain AM is set by the capacitance ratio C1/C2,
and the gain is flat between the lower and upper cutoff fre-
quencies fL and fH. The product of R2 and C2 determines the
lower cutoff frequency, while the upper cutoff is determined
by the load capacitance CL, the OTA trans-conductance Gm,
and the mid-band gain. Capacitive feed introduces a right-half-
plane zero at fz, but this zero can be very at high frequency
by setting
C2 
√
C1CL (5)
so that it has little practical effect on the amplifier’s operation.
Below a particular frequency called fcorner, the noise contribu-
tion from vnR will dominate. If R2 is implemented as a real
resistor so that its noise spectral density is
v2nR( f ) = 4kT R2 (6)
Fig. 6. Common mode feedback for the amplifier.
and C1  C2, Cin, then fcorner is approximately
fcorner ≈
√
3CL
2C1
fL fH (7)
A similar result is obtained for pseudo resistor element
used as R2. To minimize the noise contribution from the R2
elements, we should ensure that fcorner  fL.
If the noise contribution from R2 is negligible and C1  C2,
Cin, then the output rms noise voltage of the neural amplifier
is dominated by the thermal noise from the OTA.
v2nia =
16kT
3gm1
(
1 + 2 gm3
gm1
+ gm7
gm1
)
(8)
where gm1 is the trans-conductance of the input devices M1
and M2. The noise of the cascode transistors is negligible.
In that case the load capacitance is determined by
CL = 4kTV 2ni 3AM
(9)
In practical implantable multi electrode systems, the size of
the capacitances is limited. On the one hand it is due to the
minimal size of the C2 with tolerable fabrication variance. On
the other hand the available space set the maximum for the C1.
The ratio between the capacitances defines the amplification
magnitude.
In order to cancel the common-mode current component in
the differential output it is necessary to use a feed back circuit,
which compares the common mode voltage with a reference
and correct the common-mode level. The implementation of
this circuit can be seen on Fig. 6, where Von and Vop are the
outputs of the OTA. The Vbp and Vcn are biasing the circuit
and the Vcm is the desired common-mode level. The Vcmc
is the feedback signal for the amplifier. In Table I and II
the used transistor dimensions can be seen respectively
for the OTA and the common mode feedback (CMFB)
circuit.
IV. PROPOSED SERIALLY-CONNECTED DIGITALLY
CONTROLLABLE PSEUDO-RESISTOR
There is a possible tradeoff between the noise and distortion.
Based on our simulation and measurement using more pseudo
resistor element in series helps decreasing the nonlinearity
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TABLE I
TRANSISTOR SIZE CHART FOR THE CMFB
TABLE II
TRANSISTOR SIZE CHART FOR THE OTA
Fig. 7. Resistance variation at different number pseudo-resistor in series
(curves PS2, PS8, PS16, PS32 respectively) [G/V].
effect at the price of increasing noise figure. In this section this
tradeoff is analyzed on resistor-chains, which contain different
number of pseudo resistor elements.
Serializing pseudo-resistors results in decreasing distortion
approximately linearly with the number of elements, due to
the voltage different would be smaller between the two sides
of each element (Fig. 7). Comparing the PS2 to PS64 the
V over one pseudo-resistor (Fig. 2) proportionally 32 times
smaller.
In order to fulfill the accuracy requirements for the system,
we need to satisfy the total harmonic distortion (THD) criteria
at the whole frequency range. For a typical 8-bit accuracy
case, it is necessary to keep at least the −60 dB level
(Fig. 8).
A. Gated Pseudo-Resistance
The resistance control is another important aspect in the
design, because of the high parameter variation in a corner
situation (Fig. 9) and the ability to tune the band pass
Fig. 8. THD of the capacitive feedback amplifier with different resistor
implementation showing the constraint for a typical −60 dB system.
Fig. 9. PS32 Resistance variation in different corners, caused by the
temperature and supply voltage variation.
Fig. 10. Gated pseudo-resistance schematic.
frequencies. It is possible to give controllability to the resis-
tance if we use switches to shortcut the remaining part of the
chain (Fig. 10). The overall resistance of this gated structure
needs to be designed at least with the required maximal
resistance plus the slow corner deviation. The large number
of the series connected pseudo resistor does not have large
area overhead neither the additional parasitic capacitances.
The switch implementation needs careful design as well.
Large open state impedance is required so that they could
be commensurable to the pseudo-resistances, otherwise the
leakage will reduce the overall resistance; hence they must be
optimized to the OFF resistance oppositely the general usage.
Another issue is how to scale the different segments in the
resistor chain. It is not effective to use identical number of
resistors in each segment if we want to tune and compen-
sate with the same chain (Fig. 11), because the tuning and
the compensation need different size of variation. The exact
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Fig. 11. (a) Transfer function at different fL. (b) Transfer function at
different fH.
choice of distribution (linear, exponential, or binary weighted)
depends on the required cut-off frequencies and the degree of
the corner deviations.
Finally, we achieved a programmable solution that helps us
to increase the robustness against the technology parameter
variation, to reduce the distortion and gives us the possibility
to set the cut-off frequency.
V. MEASUREMENTS
In order to prove the theory and verify simulations we
designed the architecture with 32 pseudo-resistors chain and
a low power LNA. The targeted technology was the TSMC
90 nm LP-RF [29]. A micro-photo can be seen of the two
amplifiers in Fig. 13.
The in vivo experiments were approved by the Animal Care
Committee of the Institute of Cognitive Neuroscience and
Psychology, Research Centre for Natural Sciences, Hungarian
Academy of Sciences, Budapest, Hungary. For the in vivo
experiments we used Wistar rats (weight of 250–350 g, n = 3).
Initial anesthesia was achieved by intramuscular injection of
a mixture of 37.5 mg/ml ketamine and 5 mg/ml xylazine at
0.2 ml/100 g body weight. The temperature was maintained
at 37 °C throughout the recording sessions. The anesthesia
was maintained with several updates of the same drug at
0.2 ml/hour. Craniotomy was performed over the trunk region
of the primary somatosensory cortex in a stereotaxic frame
(David Kopf Instruments, Tujunga, CA). The target site was
Fig. 12. (a) Recorded LFP signal (2.8 – 500 Hz band-pass). (b) Recorded
MUA (500 Hz – 5 kHz band-pass).
Fig. 13. Micro-photo of two-channel amplifier.
anterior-posterior −2.7 mm and medial-lateral 2.8 mm with
respect to the bregma [17]. A silicon probe [18] was attached
to a manual microdrive (David Kopf Instruments, Tujunga,
CA) and it was slowly (0.1 mm/sec) inserted in the trunk
region. The amplifier was attached to the output leads of the
silicon probe.
The outputs of the amplifier were fed into a high input
impedance AD converter and digitized at 20 kHz/channel sam-
pling rate, with 16-bit precision (PCI-6259, National Instru-
ments, Austin, TX). The data was processed using NeuroScan
Edit 4.3 software (Compumedics, El Paso, TX).
The first test was performed to deal with electrical para-
meters, than we made the experiment with the multi-probe
electrode [18] on rodents (Fig. 12). The measured parameters
are shown in Table III and IV. The different bias current
implies different noise and power consumption.
As illustrated in Fig. 12, it was possible to record LFPs
and MUA in the rat cortex. While the LFP is the summed
synaptic activity of many neurons, the MUA shows the action
potential firing of the cells close to the electrode contacts. Both
signal types can be obtained from the raw data by filtering in
the appropriate frequency range. Our results prove that the
amplifier is functional in vivo.
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TABLE III
AMPLIFIER PERFORMANCE COMPARISON BASED ON THE ELECTRICAL MEASUREMENTS.
THE SIMULATION RESULTS CAN BE FOUND IN PARENTHESIS
TABLE IV
DIFFERENT BIAS CURRENT INFLUENCE
ON NOISE
VI. CONCLUSION
In this paper we presented a tunable low noise amplifier
circuit with a low distortion pseudo-resistance chain for the
battery less implantable neural recording. The basic MOS
pseudo-resistance is not able to the handle the low frequency
input, because the high distortion and the sensitivity for the
corner situation [19]–[22], [25]–[28]. The gated chain could
be an optimal solution. It gives the tuning range to decrease
the corner effect and set the high-pass cutoff frequency.
In summary the presented for implantable neural recording
outperform the existing solutions in terms of area and linearity
(Table III).
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